The frontiers of quantum electronics have been linked to the discovery of new refrigeration methods since the discovery of superconductivity at a temperature around 4 K, enabled by the liquefaction of helium. Presently, nanoelectronic devices typically reach electron temperatures around 10 mK to 100 mK by commercially available dilution refrigerators. This led to discoveries such as the quantum Hall effect and new technologies like superconducting and semiconductor quantum bits. However, cooling electrons via the encompassing lattice vibrations, or phonons, becomes inefficient at low temperatures. Further progress towards lower temperatures requires new cooling methods for electrons on the nanoscale, such as direct cooling with nuclear spins, which themselves can be brought to microkelvin temperatures by adiabatic demagnetization. Here, we introduce indium as a nuclear refrigerant for nanoelectronics and demonstrate that solely on-chip cooling of electrons is possible down to a record low temperature of 3.2 ± 0.1 mK in an unmodified dilution refrigerator.
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The frontiers of quantum electronics have been linked to the discovery of new refrigeration methods since the discovery of superconductivity at a temperature around 4 K, enabled by the liquefaction of helium. Presently, nanoelectronic devices typically reach electron temperatures around 10 mK to 100 mK by commercially available dilution refrigerators. This led to discoveries such as the quantum Hall effect and new technologies like superconducting and semiconductor quantum bits. However, cooling electrons via the encompassing lattice vibrations, or phonons, becomes inefficient at low temperatures. Further progress towards lower temperatures requires new cooling methods for electrons on the nanoscale, such as direct cooling with nuclear spins, which themselves can be brought to microkelvin temperatures by adiabatic demagnetization. Here, we introduce indium as a nuclear refrigerant for nanoelectronics and demonstrate that solely on-chip cooling of electrons is possible down to a record low temperature of 3.2 ± 0.1 mK in an unmodified dilution refrigerator.
Quantum electronics relies on the precise control of electronic states in nanostructures, which is possible if the energy level separation is much higher than the thermal energy k B T . Thus, the efficient cooling of electrons is vital for solid state nanoelectronics and is an important design consideration for existing scalable quantum technologies. Access to novel states of matter such as electron-nuclear ferromagnets [1] [2] [3] , non-Abelian anyons in fractional quantum Hall states [4, 5] , topological insulators [6] or exotic superconductivity [7] [8] [9] requires further progress in the cooling of nanoelectronics, approaching the µK regime.
Typical electron temperatures of the order of 10 mK are accessible in semiconductor and metallic nanostructures by mounting the chip containing the devices on an insulating substrate cooled by commercially available dilution refrigerators. The lowest achievable electron temperature is limited by the heat transferred from the electrons at a temperature of T e to phonons at a temperature of T p . The heat flow between conduction electrons and phonons in a metallic volume V isQ ep = ΣV T 5 e − T 5 p , where Σ is a material dependent coupling constant of the * These authors contributed equally to this work.
† Corresponding author; e-mail: a.geresdi@tudelft.nl order of 10 9 WK −5 m −3 [10, 11] . A residual heat leak oḟ Q leak = 10 aW to a well-shielded nanostructure [12] with V = 1 µm 3 then yields T e ≈ 25 mK even as T p approaches zero. Increasing the coupling volume V by electrodeposition of thick metal films and improving thermalization by liquid helium immersion cells led to T e ≈ 4 mK [13] [14] [15] in specially built dilution refrigerators.
The key to reduce the electron temperature further thus involves coupling the electron system to a cold bath without the necessity of heat transport via phonons. This can be achieved by nuclear magnetic cooling. In the limit of small Zeeman splitting compared to k B T n , the magnetization of the nuclear spin system is M ∝ B/T n at a magnetic field of B and a temperature of T n . T n can be reduced by adiabatically lowering the magnetic field from B i to B f . In the absence of an external heat load, M stays constant and consequently T n,f = T n,i × B f /B i [16] [17] [18] . This technique has become the workhorse of ultralow-temperature physics, with the lowest attainable temperature of T n ∼ 100 pK [19] .
On-chip nuclear magnetic cooling utilizes the spinlattice relaxation to cool conduction electrons close to the temperature of a cold nuclear spin system which is co-integrated with the electronic device. The heat floẇ Q en is determined by the spin-lattice relaxation time τ 1 [20, 21] 
where C n is the nuclear heat capacity and n is the molar amount of the nuclei. If the magnetization is weak, the Korringa-law τ 1 T e = κ applies with the Korringa constant κ, and C n can be approximated by the Schottky law
n /3k B with I being the size of the nuclear spin, g n the g-factor, N 0 , the Avogadro number and µ n the nuclear magneton. In this limit, Eq. (1) readṡ
The choice of nuclear refrigerant for nanoelectronics is based on finding a material with a large C n , while keeping κ small to have efficient coupling to the electrons. Eq. (2) shows that the material-dependent figure of merit α/κ allows to compare different materials. In addition, the experimental implementation should allow for a large n and B 2 i /T 2 n,i ratio for efficient cooling and long cold time. Thus far, copper (Cu) was the sole material utilized for the nuclear cooling of nanoelectronics [22] [23] [24] . Naturally occuring Cu nuclei have a spin of 3/2 yielding arXiv:1811.03034v1 [cond-mat.mes-hall] 7 Nov 2018 α Cu = 3.22 µJKT −2 mol −1 [21] . Bulk Cu nuclear demagnetization stages benefit from the low magnetic ordering temperature < 0.1 µK [25] , which allows for T n values in the µK regime [26] . However, the weak electron-nucleus coupling given by κ = 1.2 Ks [20] is a limitation for electron cooling.
To overcome this limit, we utilize indium (In) as an onchip nuclear refrigerant. In features a much shorter spinlattice relaxation time characterized by κ In = 0.086 Ks [27] , and a large nuclear spin of 9/2 with α In = 13.8 µJKT −2 mol −1 enhancing the molar nuclear cooling power by a factor of
= 60 compared to Cu. We note that the lowest attainable T n for In is limited by the tetragonal crystal field splitting of 250 µK [28] . In addition, the external magnetic field has to be kept above B c = 28 mT to avoid the thermal decoupling of electrons by the superconducting phase transition [29] .
COULOMB BLOCKADE THERMOMETRY WITH INTEGRATED INDIUM NUCLEAR REFRIGERANT
To demonstrate the applicability of In as a refrigerant for scalable nanoelectronics, we directly measure T e in a nanoelectronic device while ramping B to perform the nuclear demagnetization. While primary electron thermometry in the millikelvin regime has been realized in several ways [10, [30] [31] [32] , we utilize Coulomb blockade thermometry due to its lack of sensitivity to magnetic field [33] . These thermometers rely on the universal temperature dependence of single charge localization in mesoscopic metallic islands [34] and have been proposed to provide the reference scale for millikelvin range thermometry [35] .
We integrate a nanofabricated Coulomb blockade thermometer (CBT) with In cooling blocks to directly cool the electrons inside the device (Fig. 1) . The geometrical and electrical parameters of our thermometer are shown (2), attached to a mixing chamber of the dilution refrigerator by a Cu coldfinger (3). The sample is well shielded from electromagnetic noise by an RF-tight enclosure (1), Cu powder filters (4) and resistive low pass filters (5). The magnetic field is applied by a superconducting solenoid (6).
in Fig. 1a . The islands are formed within the stripe of N = 36 tunnel junctions, and each has a total capacitance C Σ = 2C +C 0 , which determines its effective charging energy E C = e 2 /C Σ × (N − 1)/N with the elementary charge e. The zero bias conductance of the device, [34] and retains its universal behavior down to k B T e ≈ 0.4E C with higher order corrections [36] :
with u N = E C /k B T e . Notably, the width of the conductance dip only depends on N , and k B T e , eV 1/2 /k B T = 5.44N enabling primary thermometry without advance calibration [37] . We set E C by the overlap area between adjacent islands, which is independent of the tunnel junction area determining R J . This flexibility in design is enabled by creating the Al-AlO x -Al tunnel junctions ex-situ in vias through the interlayer dielectric (Fig. 1c) [38] . The junction area is w 2 j = 0.55 ± 0.1 µm 2 with a tunnel resistivity of 12.8 ± 0.8 kΩµm 2 at room temperature, close to previously reported values [38] , yielding a total device resistance 1/G t = 55.8 kΩ in an array of N × M = 36 × 15 junctions. We note that the device resistance is temperature-dependent and saturates at 89 kΩ below T = 1 K owing to the finite barrier height of the AlO x insulating layer [39] .
The CBT device used in this work was designed with an island overlap area of w L × d L = 18 × 100 µm 2 and an SiO 2 interlayer dielectric with a thickness of t d = 230 nm (Fig. 1d) . A parallel plate capacitor model C = ε 0 ε r A/d using ε r = 3.5 − 3.9 for sputtered SiO 2 [40] gives an estimated capacitance in the range of C Σ = 485 − 540 fF corresponding to the CBT working as a primary thermometer between approximately 1.5 and 250 mK. This range is limited by uneven charge distribution on the low side [36] and instrumental resolution on the high side.
The nuclear magnetic cooling functionality is integrated by electroplating an In block with a volume of 50 µm × 140 µm × 25.4(1) µm through a thick photoresist mask onto each island (Fig. 1b) . We achieve an In integration density of 1.6 pmol/µm 2 . This figure determines the nuclear cooling powerQ en , see Eq. (2), per unit area. We note that electroplating with a constant current results in extensive crystallization and hydrogen formation which decreases the density of the films and affects the patterning resolution. Therefore we apply forward and reverse current pulses to the electrochemical cell to refine the grain structure and reach a patterning resolution of 1 µm (see Supplementary Information for sample fabrication details).
The device is mounted onto a Cu carrier block inside an RF-tight enclosure cooled by an unmodified commercial wet dilution refrigerator [41] . The mixing chamber temperature is measured by a calibrated cerium magnesium nitrate (CMN) thermometer, and the base temperature is found to be approximately 5 mK. The scheme of the measurement setup is shown in Fig. 2b . The CBT is attached in a four wire geometry with the twisted pairs of the electrical wiring passing through a Cu powder [42] and a discrete component 3rd order RC low-pass filter, which has a cutoff frequency of 50 kHz to reduce external noise. The differential conductance G(V ) of the CBT is measured using standard low frequency (18.31 Hz) lockin techniques as a function of the DC voltage bias, V .
First we determine E C by simultaneously fitting a set of G(V ) curves against the full single electron tunneling model [34] at different T CMN values set by heating the mixing chamber (Fig. 2a) . We find a C Σ = 479 ± 2 fF, close to the designed value yielding E C = 330 neV. The measured electron temperature T CBT agrees well with T CMN for temperatures above 30 mK, but decouples and saturates for lower values, demonstrating the inefficiency of phonon cooling via the device substrate (right inset of Fig. 2a) . We note that our device exhibits a slightly Bdependent G t (left inset of Fig. 2a ). This magnetoresistance is however independent of the device temperature below 100 mK and therefore can be accounted for during the demagnetization cycles. The established calibration of the CBT enables its use in a secondary mode of operation, by measuring the zero bias conductance decrease and finding T CBT based on Eq. (3). This mode avoids additional Joule heating at finite bias voltages and allows for a real-time temperature sampling whilst ramping the magnetic field.
ON-CHIP NUCLEAR MAGNETIC COOLING
To perform the nuclear demagnetization experiment, we first set the initial field B i and let the CBT thermalize while the heat released by nuclear spin magnetization is absorbed by the dilution refrigerator. We find a typical T CBT ≈ 20 mK after 24 hours and T CBT ≈ 16 mK after 72 hours of precooling at B i = 12.8 T. Then we reduce the field to B f < B i with a constant rateḂ whilst measuring the zero bias conductance G(V = 0) of the CBT. We continuously track the conductance minimum in a dynamic bias window of ≈ 20 µV to compensate for voltage bias drifts over the several hours timescale of the experiment.
A typical experimental run starting from B i = 12.8 T is shown in Fig. 3a . We set a magnetic field ramp ratė B = −0.4 mT/s and a final field B f = 40 mT. The strong electron-nucleus coupling results in a reduction of the electron temperature T CBT from its initial value of 16 mK, while T CMN ≈ 5 mK remains essentially constant. During the demagnetization cycle, we measure the curvature of the Coulomb-blockade peak and find excellent agreement with the model calculations based on the already inferred E C for each temperature datapoint with no additional fit parameters (Fig. 3b) . This analysis confirms the primary nature of our CBT thermometer throughout the entire temperature range of the experiment.
Here we find a record low electron temperature of T e = 3.2 ± 0.1 mK after on-chip demagnetization, with previously reported values reaching T e = 4.7 mK, utilizing Cu as nuclear refrigerant [24] . We also demonstrate superior performance compared to helium immersion cells, where values above T e = 3.9 mK were measured in a custom dilution refrigerator [15] . We compare our data with prior work in the inset of Fig. 3a and note that our results are comparable to [23] where T e = 2.8 mK was achieved by a combination of on-and off-chip Cu nuclear cooling stages.
Upon reaching the lowest temperature at B ≈ 2 T, the stage warms up quickly, and after the field ramp stops at B f = 40 mT, it relaxes to the starting temperature. This behaviour indicates that the nuclear heat capacity depletes by parasitic heat leaks before the field ramp is finished. We analyze the cooling performance and heat leaks of our device by performing demagnetization runs at differentḂ between −0.3 mT/s and −6 mT/s (Fig. 4a) . All data exhibit a similar behaviour with a minimum temperature well below T CMN ≈ 5 mK. In order to determine the heat input by parasitic heating we numerically model the time evolution of T n and T e on a single island. We neglect the weak thermal coupling to phonons and assume that the heat flow between the electrons and nuclei is described by Eq. (1). We consider the Hamiltonian of the nuclear spin where the interaction of the nuclear quadrupole moment with the crystal field gradient is included with e 2 qQ = −198 µeV [28] :
The set of eigenvalues, ε m , defines the partition sum Z = exp(−ε m /k B T n ), which yields the nuclear spin entropy S n = k B ∂(T n logZ)/∂T n and the heat capacity C n = T n (∂S n /∂T n ) B . The time evolution of the temperatures is then as follows:
The heat capacity of the electron system is assumed to follow the Sommerfeld rule, C e = γT e , and we include a parasitic heat leakQ leak as a free parameter. Evaluating the experimental data in Fig. 4a , we plot Q leak (B) in the upper inset of Fig. 4a and find the same behaviour independent ofḂ with a linear increase at high fields and a rapid upturn below 2 T. We evaluate the linear segment and find that the dissipationQ leak changes linearly withḂ (lower inset of Fig. 4 ),Q leak = a|Ḃ| +Q 0 with a = 18 pW/(mT s −1 ) andQ 0 = 0.18 fW per island. Notably, the largest measured heat leak per island is 108 fW corresponding to a total heat leak of 60 pW for the chip, exceeding earlier reported values in similar experiments [23, 24] . The linearQ leak (Ḃ) is in striking contrast with observations on macroscopically large nuclear cooling stages, where eddy currents in the bulk refrigerant lead to aQ leak ∝Ḃ 2 [21] . It is also inconsistent with a dominating static heat leak yielding a constantQ leak , or with an environmental coupling ofQ leak ∝ T n e − T n env . This confirms that the metallic islands of the CBT are thermally well decoupled from the environment, however the rate-independent Q leak suggests the presence of a local, on-island source of heat leak consuming the In nuclear heat capacity over the timescale of the experiment.
We evaluate the performance of electroplated In as an on-chip electron refrigerant by considering the nuclear heat capacity integrated on-chip per unit area, α = αn/A and use α /κ as a figure of merit containing both the material parameters and the device geometry. Our device features α /κ In = 250 µW/(m 2 KT 2 ), which is a factor of 3300 increase compared to α /κ Cu = 0.076 µW/(m 2 KT 2 ) implemented in [23] , clearly substantiating the merits of our approach.
We use Eq. (5) to model the behaviour of a Cu nuclear stage of the same volume exposed to the samė Q leak in place of our In cooling blocks. The results are shown in Fig. 4b , together with our experimental data atḂ = −0.4 mT/s. Our simulations confirm that the In nuclei are strongly coupled to the electron system, resulting in T n = T e throughout the entire experiment. In contrast, the weaker hyperfine coupling of Cu results in a deviation between T n and T e already at T e > 6 mK demonstrating the limitations of Cu as an on-chip refrigerant. Furthermore, under the same experimental conditions, a Cu island of the same volume would have saturated at T e ≈ 5.5 mK> T CMN due to its lower heat capacity. 
CONCLUSIONS
We demonstrated that electron temperatures of 3.2 ± 0.1 mK can be reached by nuclear magnetic cooling on-chip with In as nuclear refrigerant, a result that is the coldest measured electron temperature without additional off-chip nuclear demagnetization cooling. Using electrochemical film deposition methods, we integrate 1.6 pmol/µm 2 of In on our device. This, considering the material parameters as well, gives rise to more than three orders of magnitude increase in the on-chip integrated cooling power of electrons compared to state-of-the-art devices utilizing Cu thin films. Furthermore, In is the preferred material of cryogenic interconnects [43] , which provides the possibility to integrate In refrigerant in scalable quantum bit architectures. We also show that the on-chip cooling of nanoelectronics is viable despite a large molar heat leak of 0.8 µW/mol. This value is to be compared to typical heat leaks of well isolated macroscopic demagnetization stages, generally falling in the range of 0.1 nW/mol to 1 nW/mol [18] . We therefore conclude that on-chip integrated nuclear refrigeration using In can provide a fast turnaround platform to decrease the electron temperature in existing cryogenic setups. Furthermore, the combination of on-chip and off-chip In refrigeration provides a promising route towards quantum nanoelectronics below 1 mK.
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